

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alk](#)

Welcome United States Patent and Trademark Office

☐ Search Results[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "((bdd and sift and order and nodes)<in>metadata)"

Your search matched 2 of 1203811 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail

» Search Options

[View Session History](#)[New Search](#)

Modify Search

 ☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Select Article Information

- | | |
|--------------------------|--|
| <input type="checkbox"/> | <p>1. Augmented sifting of multiple-valued decision diagrams
Miller, D.M.; Drechsler, R.;
Multiple-Valued Logic, 2003. Proceedings. 33rd International Symposium on
16-19 May 2003 Page(s):375 - 382
Digital Object Identifier 10.1109/ISMVL.2003.1201431
AbstractPlus Full Text: PDF(275 KB) IEEE CNF</p> |
| <input type="checkbox"/> | <p>2. Optimization of sequential verification by history-based dynamic minimization of BDDs
Drechsler, R.; Gunther, W.;
Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Sym
Volume 4, 28-31 May 2000 Page(s):737 - 740 vol.4
Digital Object Identifier 10.1109/ISCAS.2000.858857
AbstractPlus Full Text: PDF(324 KB) IEEE CNF</p> |

[Help](#) [Contact Us](#) [Privac](#)

© Copyright 2005 IE

Indexed by



Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "((decision and diagram and sift and order and nodes)<in>metadata)"

Your search matched 6 of 1203811 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail

» Search Options

[View Session History](#)
[New Search](#)

Modify Search


☐ Check to search only within this results set

Display Format:



Citation



Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Select Article Information



1. Selection of efficient re-ordering heuristics for MDD construction

Schmiedle, F.; Gunther, W.; Drechsler, R.;
Multiple-Valued Logic, 2001. Proceedings. 31st IEEE International Symposium on
22-24 May 2001 Page(s):299 - 304
Digital Object Identifier 10.1109/ISML.2001.924587

[AbstractPlus](#) | Full Text: [PDF](#)(496 KB) IEEE CNF


2. Augmented sifting of multiple-valued decision diagrams

Miller, D.M.; Drechsler, R.;
Multiple-Valued Logic, 2003. Proceedings. 33rd International Symposium on
16-19 May 2003 Page(s):375 - 382
Digital Object Identifier 10.1109/ISML.2003.1201431

[AbstractPlus](#) | Full Text: [PDF](#)(275 KB) IEEE CNF


3. Optimization of sequential verification by history-based dynamic minimization of BDDs

Drechsler, R.; Gunther, W.;
Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Sym
Volume 4, 28-31 May 2000 Page(s):737 - 740 vol.4
Digital Object Identifier 10.1109/ISCAS.2000.858857

[AbstractPlus](#) | Full Text: [PDF](#)(324 KB) IEEE CNF


4. Dual edge operations in reduced ordered binary decision diagrams

Miller, D.M.; Drechsler, R.;
Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on
Volume 6, 31 May-3 June 1998 Page(s):159 - 162 vol.6
Digital Object Identifier 10.1109/ISCAS.1998.705236

[AbstractPlus](#) | Full Text: [PDF](#)(376 KB) IEEE CNF


5. Negation and duality in reduced ordered binary decision diagrams

Miller, D.M.; Drechsler, R.;
Communications, Computers and Signal Processing, 1997. '10 Years PACRIM 1987-1997 - Netwo
1997 IEEE Pacific Rim Conference on
Volume 2, 20-22 Aug. 1997 Page(s):692 - 696 vol.2
Digital Object Identifier 10.1109/PACRIM.1997.620354

[AbstractPlus](#) | Full Text: [PDF](#)(456 KB) IEEE CNF


6.

Behavioural modelling of analog circuits by dynamic semi-symbolic analysis

Junjie Yang; Tan, S.X.-D.;

Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on
Volume 5, 23-26 May 2004 Page(s):V-105 - V-108 Vol.5

[AbstractPlus](#) | Full Text: [PDF](#)(277 KB) [IEEE CNF](#)



Indexed by
 Inspec

[Help](#) [Contact Us](#) [Privac](#)

© Copyright 2005 IE

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [All](#)

Welcome United States Patent and Trademark Office

☐ Search Results[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "((decision and diagram and sift and order and label and nodes)<in>metadata)"

e-mail

Your search matched 0 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

» Search Options

[View Session History](#)[New Search](#)

Modify Search

☐ Check to search only within this results set

Display Format:



Citation



Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search

Indexed by
 Inspec[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2005 IE